

What is claimed is:

- 1    1.    A circuit board comprising:  
2            first and second reference plane layers;  
3            a first decoupling capacitor mounted to a surface of the first reference plane layer;  
4            a second decoupling capacitor mounted to a surface of the second reference plane  
5 layer; and  
6            vias extending generally along a direction through the first and second reference  
7 plane layers,  
8            wherein the first and second decoupling capacitors are aligned generally along the  
9 direction to increase an amount of space in the circuit board through which the vias are  
10 extendable.
- 1    2.    The circuit board of claim 1, wherein the vias comprise through-hole vias that  
2 extend from one side of the circuit to another side of the circuit board.
- 1    3.    The circuit board of claim 1, further comprising additional first decoupling  
2 capacitors mounted to the surface of the first reference plane layer, and additional second  
3 decoupling capacitors mounted to the surface of the second reference plane layer,  
4            wherein each pair of first and second decoupling capacitors are aligned generally  
5 along the direction such that multiple spaced-apart lines of decoupling capacitors are  
6 provided, each line of decoupling capacitors including a respective pair of first and  
7 second decoupling capacitors.
- 1    4.    The circuit board of claim 3, wherein the vias extend through the circuit board in  
2 regions devoid of decoupling capacitors.
- 1    5.    The circuit board of claim 4, further comprising a dielectric layer between the first  
2 and second reference plane layers, wherein the first and second decoupling capacitors are  
3 separated by at least the first and second reference plane layers and the dielectric layer,  
4 and the vias extend through the first and second reference plane layers and the dielectric  
5 layer.

1 6. The circuit board of claim 5, wherein each of the first decoupling capacitors  
2 includes a first electrode and a second electrode, the circuit board further comprising a  
3 first buried via electrically contacted to the first electrode of one of the first decoupling  
4 capacitors, the first buried via extending through the first reference plane layer and the  
5 dielectric layer to electrically contact the second reference plane layer.

1 7. The circuit board of claim 6, wherein each of the second decoupling capacitors  
2 includes first and second electrodes, the circuit board further comprising a second buried  
3 via electrically contacted to the first electrode of one of the second decoupling capacitors,  
4 the second buried via extending through the second reference plane layer and dielectric  
5 layer to electrically contact the first reference plane layer.

1 8. The circuit board of claim 7, further comprising layers provided above and below  
2 a core assembly including the first and second reference plane layers, dielectric layer, and  
3 first and second decoupling capacitors.

1 9. The circuit board of claim 3, wherein the first decoupling capacitors are spaced  
2 apart with respect to each other across the surface of the first reference plane layer, and  
3 the second decoupling capacitors are spaced apart with respect to each other across a  
4 surface of the second reference plane layer.

1 10. The circuit board of claim 9, further comprising:  
2 first regions between the spaced apart first decoupling capacitors; and  
3 second regions between the spaced apart second decoupling capacitors,  
4 the first and second regions being generally aligned along the direction,  
5 the vias extending through the circuit board through the first and second regions.

1 11. The circuit board of claim 3, further comprising:  
2 a first core assembly including the first and second reference plane layers, a  
3 dielectric layer, and the first and second decoupling capacitors; and  
4 a second core assembly including:  
5 a third reference plane layer;  
6 a fourth reference plane layer;  
7 a second dielectric layer between the third and fourth reference plane  
8 layers;  
9 third decoupling capacitors mounted to a surface of the third reference  
10 plane layers;  
11 fourth decoupling capacitors mounted to a surface of the fourth reference  
12 plane layers;  
13 wherein each pair of the third and fourth decoupling capacitors are aligned  
14 generally along the direction.

1 12. The circuit board of claim 11, wherein a group of first, second, third, and fourth  
2 decoupling capacitors are aligned along the direction.

1 13. A system comprising:  
2 a power supply;  
3 an integrated circuit device to be powered by the power supply; and  
4 a circuit board on which the integrated circuit device is mounted, the circuit board  
5 comprising:  
6 first and second reference plane layers;  
7 first decoupling capacitors mounted to a surface of the first reference  
8 plane layer, the first decoupling capacitors being spaced apart across the surface of the  
9 first reference plane layer;  
10 second decoupling capacitors mounted to a surface of the second reference  
11 plane layer, the second decoupling capacitors being spaced apart across the surface of the  
12 second reference plane layer; and  
13 wherein each pair of the first and second decoupling capacitors are aligned  
14 generally along a direction that is generally perpendicular to a main surface of the circuit  
15 board to increase an amount of space in the circuit board for vias that are extendable  
16 through the first and second reference plane layers.

1 14. The system of claim 13, wherein the vias comprise through-hole vias that extend  
2 from one side of the circuit board to another side of the circuit board.

1 15. The system of claim 13, wherein the circuit board further comprises the vias, the  
2 vias extending through the circuit board in regions between spaced apart first and second  
3 decoupling capacitors.

1 16. The system of claim 15, wherein the circuit board further comprises a dielectric  
2 layer between the first and second reference plane layers, wherein each of the first  
3 decoupling capacitors includes a first electrode and a second electrode, and wherein the  
4 circuit board further comprises a first buried via electrically contacted to the first  
5 electrode of one of the decoupling capacitors, the first buried via extending through the  
6 first reference plane layer and the dielectric layer to electrically contact the second  
7 reference plane layer.

1 17. The system of claim 16, wherein each of the second decoupling capacitors  
2 includes first and second electrodes, wherein the circuit board further comprises a second  
3 buried via electrically contacted to the first electrode of one of the second decoupling  
4 capacitors, the second buried via extending through the second reference plane layer and  
5 dielectric layer to electrically contact the first reference plane layer.

1 18. The system of claim 17, wherein the circuit board further comprises layers  
2 provided above and below a core assembly including the first and second reference plane  
3 layers, dielectric layer, and first and second decoupling capacitors.

1 19. The system of claim 18, wherein the circuit board further comprises:  
2 first regions between the spaced apart first decoupling capacitors; and  
3 second regions between the spaced apart second decoupling capacitors,  
4 the first and second regions being generally aligned along the direction,  
5 the vias extending through the circuit board through the first and second regions.

1 20. A method, comprising:  
2 providing first and second reference plane layers;  
3 mounting a first decoupling capacitor to a surface of the first reference plane  
4 layer;  
5 mounting a second decoupling capacitor to a surface of the second reference plane  
6 layer;  
7 extending vias generally along a direction through the first and second reference  
8 plane layers; and  
9 aligning the first and second decoupling capacitors generally along the direction  
10 to provide greater space to extend the vias.

1 21. The method of claim 20, wherein extending the vias comprises extending  
2 through-hole vias from a first main surface of the circuit board to another main surface of  
3 the circuit board.

1 22. The method of claim 20, further comprising:

2 mounting additional first decoupling capacitors to the surface of the first reference  
3 plane layer, and mounting additional second decoupling capacitors to the surface of the  
4 second reference plane layer; and

5 aligning each pair of first and second decoupling capacitors generally along the  
6 direction.

1 23. The method of claim 22, wherein extending the vias comprises extending the vias  
2 through the circuit board in regions between spaced apart first and second decoupling  
3 capacitors..

1 24. The method of claim 23, further comprising providing a dielectric layer between  
2 the first and second reference plane layers.

1 25. The method of claim 24, further comprising providing layers above and below a  
2 core assembly including the first and second reference plane layers, dielectric layer, and  
3 first and second decoupling capacitors.

1 26. The method of claim 22, further comprising:

2 providing first regions between spaced apart first decoupling capacitors; and  
3 providing second regions between spaced apart second decoupling capacitors,  
4 aligning the first and second regions along the direction,

5 wherein extending the vias comprises extending the vias through the circuit board  
6 through the first and second regions.